IBM System Storage DS Architecture and Implementation. Front Cover. IBM Redbooks, Bertrand Dufrasne. IBM, International Technical Support. Front cover IBM System Storage DS Architecture and Implementation High Density Storage Enclosure 8 Gbps Host Adapters 4-Port Device Adapter. Front cover IBM System Storage DS Architecture and Implementation Learn the DS and DS new and common features Plan, install, and.
|Published (Last):||2 February 2013|
|PDF File Size:||5.69 Mb|
|ePub File Size:||1.63 Mb|
|Price:||Free* [*Free Regsitration Required]|
For details about cache management, see 7. Ethernet switches In addition to the Fibre Channel switches installed in each disk enclosure, the DS base frame contains two 8-port Ethernet switches. If the error rates exceed predetermined threshold values, the drive will be nominated sjstem replacement. It is designed to avoid single points of failure.
IBM System Storage DS8800 – Architecture and Implementation
So, your choice is to encrypt everything or nothing. A Model 3 is three times the size of a Model 1 and a Model 1 ds88000 cylinders, which is about 0. Architecture and Implementation Figure shows the DS with the 4-way feature.
There are redundant fans in each power supply unit and redundant power supply units in each Gigapack. This means that all data travels through the shortest possible path. Because the DS now has only one copy of that afchitecture active in the cache memory of CEC1it will perform the following steps: To achieve optimum balance and performancethey must be added in that order.
There is also a fault indicator. Hardware components etorage architecture 51 contents of NVS memory to be written to a number of DDMs internal to the processor complex prior to power off.
Processor memory offerings The DS model with 2-way configuration offers up to GB of processor memory, and the DS model with 4-way configuration offers up to GB of processor memory. Associating the Host Attachment to a Volume Group allows all adapters within it access to all of the storage in the Volume Group. Concurrent code updates The architecture of the DS allows for storzge code updates.
Figure shows a maximum DS configuration. These changes use the many strengths of the PCI Express architecture.
IBM System Storage Ds Architecture and Implementation : IBM Redbooks :
Ranks are organized in two rank groups; rank group 0 is controlled by server 0 and rank group 1 is controlled by fs8800 1. TKLM operates on a variety of operating systems.
All memory installed on any processor complex is systemm to all processors in that complex. It is designed as a high performance, self-healing interconnect. It is an improvement from all previous DS models including the DS To meet this request, the DS allows propagation of keys across two different key server platforms.
The client decides which type of connection they want to allow for remote support. Only 4-way systems can have expansion frames.
The use of redundant parts syatem the system to remain operational. Workload planning is especially important before implementing RAID 6 for write intensive applications, including copy services targets and FlashCopy SE repositories. DS to DS model conversion.
To increase the storage capacity, expansion frames can be added. If both paths from one DA fail, it cannot access the switches. In each case, the FC switched networks do not need to be broken to add the disk enclosures.
System overview Chapter 3. The DS is available in either of the following configurations: The secure overwrite functionality is offered afchitecture a service exclusively and is not intended for use by clients, IBM Business Partners, or IBM field support personnel.
The DS storage system can be ordered with an outstanding four-year warranty, an industry first, on both hardware and software. If there was a service action with hardware components replaced, then the IBM service representative or anr support will resume the failed CEC.
The time taken for sparing can vary, depending on the size of the failed DDM and the workload on the array and the DA. Each disk has two separate connections to the backplane, allowing it to be simultaneously attached to both FC switches.
This section looks at the RAS features of the CECs, including the hardware, the operating system, and the interconnections. They are optimized for SSD technology and architected for long-term support for scalability growth.
The communication path used for adapter to processor complex communication in the DS consists of four lane x4 PCI Express Generation 2 connections, providing a bandwidth of 2 GBps for each connection.